

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
00376-1

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for invention entitled:

ACTIVE MATRIX LCD PANEL

and invented by:

Satoshi Ihida	Hiroshi Kanou	Shinichi Nakata
Hiroataka Yamaguchi	Wakahiko Kaneko	
Hiroaki Tanaka	Tae Miyahara	
Takasuke Hayase	Michiaki Sakamoto	

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 36 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☐ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
00376-1

Total Pages in this Submission

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*

- a. ☐ Formal Number of Sheets _____
- b. ☒ Informal Number of Sheets 15 (Figs. 1-15B)

4. ☒ Oath or Declaration

- a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)

Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Computer Program in Microfiche *(Appendix)*

7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*

- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☐ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing

☐ First Class ☐ Express Mail *(Specify Label No.):* _____

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.

00376-1

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. ☐ Additional Enclosures *(please identify below):*

Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)

1. ☐ Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

Warning

An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.

00376-1


Total Pages in this Submission

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	23	- 20 =	3	x \$18.00	\$54.00
Indep. Claims	4	- 3 =	1	x \$80.00	\$80.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$710.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$844.00

- ☒ A check in the amount of **\$844.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0481** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).


Signature

Sean M. McGinn
Registration No. 34,386
Customer No. 21254

Dated: October 25, 2000

CC:

ACTIVE MATRIX LCD PANEL

5

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to an active matrix LCD panel and a method for fabricating the active matrix LCD panel. More particularly, the present invention relates to a channel protection type active matrix LCD panel in which a channel protection film is formed on a surface of an amorphous silicon (a-Si) active layer, and a method for fabricating the channel protection type active matrix LCD panel.

15

(b) Description of the Related Art

An active matrix mode liquid crystal display (LCD) device including an active element such as a thin-film transistor (TFT) has advantages of small thickness and light weight, and has been widely used as a high quality flat panel display unit. In general, the LCD device is either of a longitudinal electric field (twisted nematic: TN) mode wherein liquid crystal layer interposed between an active matrix LCD panel and a counter panel respectively mounting thereon transparent electrodes is driven by a voltage applied between the transparent electrodes, or

25

of an in-plane switching mode where a liquid crystal is driven by comb-shaped electrodes formed on the active matrix LCD panel for generating transverse electric field which is parallel to the surface of both the panels. In either mode LCD device, attempts
5 to simplify the fabrication process of the active matrix LCD panel have been made in order to realize a lower price.

Referring to Fig. 1 showing a typical TN mode active matrix LCD panel generally includes: gate lines 12 and drain lines 14 respectively extending in directions perpendicular to each
10 other; pixel electrodes 10 each formed in a pixel area surrounded by these lines; and thin-film transistors (TFTs) 17 each formed in the vicinity of an intersection between the gate line 12 and the drain line 14. The source of each TFT is coupled to a gate line of next row via a gate storage capacitor having a gate storage
15 electrode 21 and connected in parallel with the pixel capacitor formed by a liquid crystal layer. Each drain line 14 as well as each gate line 12 is protected by a protective device 18 including first and second TFTs 41 and 42 disposed in the vicinity of the electrode pad, i.e., gate terminal 15 or drain terminal 16. A
20 channel protection film is formed on the surface of the thin-film transistor 17 in order to secure the performance thereof. An orientation film (not shown) for aligning the liquid crystal layer in a predetermined direction is formed on each of the thin-film transistor 17 and the pixel electrode 10 of the active matrix LCD
25 panel. The liquid crystal layer is sandwiched between the active

matrix LCD panel and the counter panel, on which a color filter, a common electrode, an orientation film, and the like are formed, to implement an active matrix LCD device.

A general fabrication method for such an active matrix LCD panel will be described below. First, an ITO (Indium-Tin-Oxide) film is formed by deposition onto a transparent insulating substrate, and a resist pattern is formed on the ITO film by using a first mask pattern (or a first photolithographic step using a mask pattern). The ITO film is selectively etched by using the resist pattern to form pixel electrodes. Thereafter, a metallic film such as made of Cr, Mo, or Al to be formed as gate electrodes is formed by deposition onto the transparent insulating substrate. Another resist pattern is then formed on the metallic film by using a second photolithographic technique, followed by selective etching of the metallic film to form gate electrodes.

Subsequently, a gate insulating film such as made of SiNx is formed by deposition to cover the gate electrodes, followed by selecting etching thereof to form openings therein by using a third photolithographic step. An a-Si layer is then formed thereon by deposition. Next, the a-Si layer is selectively etched by using a fourth photolithographic step to form a plurality of island a-Si layers, and a channel protection film such as made of SiNx is formed on the island a-Si layers by deposition. Using a fifth photolithographic process, the channel protection film is selectively etched to leave portions of the channel protection film on the

island a-Si layers. Next, in order to obtain ohmic contact with the a-Si layer, an impurity-doped n⁺-type a-Si layer is deposited thereon, and a metal such as Cr, Mo, or Al is subsequently deposited thereon. Then, a sixth photolithographic step is
5 conducted to form source/drain electrodes of the TFTs.

In the process for fabrication of the active matrix LCD panel, six photolithographic steps using six mask patterns are conducted in total for completion of the active matrix LCD panel. In view of simplification of the fabrication process for the active
10 matrix LCD panel, it has been proposed to reduce the large number of the photolithographic steps in the fabrication process.

Japanese Patent Laid-Open Publication No. Sho 63-218925, for example, describes a fabrication process for reducing the number of the photolithographic steps, which is described
15 below with reference to Figs. 2A to 2D schematically illustrating steps of the method for fabricating the TN mode active matrix LCD panel in sections. The left side of each of the figures shows the peripheral area of the panel where gate terminals are disposed, and the centers thereof show a single pixel disposed in
20 the pixel area.

In the active matrix LCD panel described in the above-mentioned publication, first, an ITO film and a metallic film such as made of Cr, Mo, or Al are consecutively deposited onto a transparent insulating substrate 31, as illustrated in Fig. 2A, by a
25 sputtering technique, and a resist pattern is formed thereon using a

first photolithographic step. The ITO film and the metallic film are selectively etched by using the resist pattern to simultaneously form gate electrodes 32 and pixel electrodes 10.

Next, as illustrated in Fig. 2B, after a gate insulating film 34 such as made of SiNx, an intrinsic or undoped a-Si layer 35, and a channel protection film 25 such as made of SiNx are consecutively deposited, followed by selective etching of the channel protection film 25 to leave portions of the channel protection films 25 on the channel region of the undoped a-Si layer 35.

Next, as illustrated in Fig. 2C, an ohmic contact layer 36 made of impurity-doped n⁺-type a-Si is deposited thereon, and the ohmic contact layer 36, the undoped a-Si layer 35, the gate insulating film 34, and the upper layer gate metallic film 32b are selectively etched all together using a third photolithographic step to expose pixel electrodes 10 and electrode pads for the gate electrode 32.

Thereafter, as illustrated in Fig. 2D, a source/drain metallic film such as made of Al is formed thereon by deposition. Subsequently, the source/drain metallic film and the ohmic contact layer 36 above the channel region are selectively etched using a fourth photolithographic step, and the source/drain metallic film is configured to a specific shape, thereby completing the fabrication of the active matrix LCD panel.

In the method of the above publication, it is possible to

fabricate the active matrix LCD panel in which the channel protection film 25 is formed in the channel region above the undoped a-Si layer 35 by using the four photolithographic steps. However, since the ohmic contact layer 36, the undoped a-Si layer 35, the gate insulating film 34, and the upper layer gate metallic film 32b are selectively etched all together in the single step as illustrated in Fig. 2C after the formation of the channel protection film 25, the side surfaces of the undoped a-Si layer 35 are not covered and thus not protected by the channel protection film 25.

The side walls of the undoped a-Si layer 35 not protected by the channel protection film 25 made of a fine material, such as SiNx, is subjected to ingress of impurities from the liquid crystal layer through a coarse film such as a polyimide orientation film alone by diffusion or by an electric field. This significantly deteriorates the characteristics of the TFT having source/drain regions formed in the undoped a-Si active layer 35. In order to avoid this problem, in the current active matrix LCD panel, a passivation film is formed so as to cover the side surfaces of the undoped a-Si layer 35 after the step illustrated in Fig. 2D. In such a case, another (fifth) photolithographic step should be conducted to the passivation film for exposing therethrough the gate terminals, drain terminals, and pixel electrodes. Thus, the number of photolithographic steps is five, and reduction of the number of photolithographic steps is limited.

SUMMARY OF THE INVENTION

A primary object of the present invention is to solve the above problem and provide a channel protection type active matrix LCD panel capable of covering the entire surface of the a-Si layer by the passivation film by using less number of photolithographic steps, and also to provide a method for fabricating the active matrix LCD panel.

The present invention provides an active matrix LCD panel for use in an active matrix LCD device including a transparent insulating substrate, a plurality of pixels arranged on the transparent insulating substrate and each including a pixel electrode and an associated TFT, and a passivation layer covering the plurality of pixels, the TFT having a gate electrode including a transparent conductive film and a metallic film consecutively formed on the transparent insulating substrate, a gate insulating film covering the gate electrode, an island amorphous silicon (a-Si) layer formed on the gate insulating film, and source and drain electrodes, the passivation layer covering side surface and top surface of the a-Si layer and having openings therein, the source and drain electrodes being in contact with the a-Si layer through the respective openings of the passivation layer, the pixel electrode including a transparent conductive film formed in a common layer with the transparent conductive film of the gate electrode, the source electrode being in contact with the

transparent conductive film of the pixel electrode through the opening of the passivation layer.

In accordance with the active matrix LCD panel of the present invention, since the passivation layer covering the side
5 surface and the top surface of the a-Si layer functions as a channel protection layer, the number of photolithographic steps in the fabrication process for the channel protection type LCD panel can be reduced down to four, which simplifies the fabrication process for the active matrix LCD panel.

10 The present invention also provides a method for manufacturing an active matrix LCD panel including the consecutive steps of:

depositing consecutively a transparent conductive film and a metallic film thereon, and selectively etching the transparent
15 conductive film and the metallic film by a first photolithographic step using a first mask pattern to form gate electrodes and pixel electrodes;

depositing consecutively a gate insulating film and an a-Si layer thereon, and selectively etching the gate insulating film and
20 the a-Si layer by a second photolithographic step using a second mask pattern to form island a-Si layers and gate insulating films;

depositing a passivation film thereon to cover top and side surfaces of the island a-Si layers, and selectively etching the passivation film by a third photolithographic step using a third
25 mask pattern to form openings therein for exposing portions of

the island a-Si layers and the pixel electrodes; and

depositing an electrode film thereon, and selectively etching the electrode film by a fourth photolithographic step using a fourth mask pattern to form electrodes in contact with the portions of the island a-Si layers and the pixel electrodes.

In accordance with the method of the present invention, the number of photolithographic steps can be reduced to four, which simplifies the fabrication process for the active matrix LCD panel.

The above and other objects, features and advantages of the present invention will be more apparent from the following description, referring to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram of a typical TN-mode active matrix LCD panel used in an active matrix LCD device.

Figs. 2A to 2D are sectional views of a conventional active matrix LCD panel consecutively showing fabrication steps thereof.

Figs. 3A to 3D are front views of an active matrix LCD panel according to a first embodiment of the present invention, consecutively showing fabrications steps thereof.

Figs. 4A to 4D are sectional views taken along lines C-C in Figs. 3A to 3D, respectively.

Figs. 5A and 5B are detailed sectional views of portions of

the active matrix LCD panel of the first embodiment.

Figs. 6A to 6D are sectional views of an active matrix LCD panel according to a second embodiment of the present invention, consecutively showing a fabrication steps thereof.

5 Fig. 7 is a circuit diagram of an in-plane switching (IPS) mode active matrix LCD panel according to a third embodiment of the present invention.

10 Figs. 8A to 8D are front views of the active matrix LCD panel of the third embodiment, consecutively showing fabrication steps thereof.

Figs. 9A to 9D are sectional views taken along line G-G in Figs. 8A to 8D, respectively.

Figs. 10A and 10B are detailed sectional views of portions of the active matrix LCD panel of the third embodiment.

15 Figs. 11A to 11D are top plan views of an active matrix LCD panel according to a fourth embodiment of the present invention, consecutively showing fabrication steps thereof.

Figs. 12A to 12D are sectional views taken along line H-H in Figs. 11A to 11D, respectively.

20 Figs. 13A and 13B are detailed sectional views of portions of the active matrix LCD panel of the fourth embodiment.

Figs. 14A and 14B are detailed sectional views of portions of the conventional active matrix LCD panel fabricated by the process shown in Figs. 2A to 2d

25 Figs. 15A and 15B are detailed sectional views of portions

of a conventional active matrix LCD panel of an in-plane switching mode.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

A method for manufacturing an active matrix LCD panel according to a preferred embodiment of the present invention includes the steps of: consecutively depositing a transparent electrode film and a metallic film on a transparent insulating substrate; forming gate electrodes including an upper layer and a lower layer (such as 32b and 32a shown in Fig. 4A) and pixel electrodes by using a first photolithographic step conducted to the transparent electrode film and the metallic film; consecutively depositing a gate insulating film (such as 34 in Fig. 4B) and an undoped a-Si active layer (such as 35 in Fig. 4C) on the upper layer gate electrode 32b; selectively etching the gate insulating film and the undoped a-Si layer simultaneously to configure into a predetermined shape by using a second photolithographic step; depositing a passivation film (such as 39 in Fig. 4C) on the entire surface so as to cover the upper surface and side surfaces of the undoped a-Si layer, selectively etching the passivation film to form specific openings by using a third photolithographic step; depositing electrode layers (such as 37 and 38 in Fig. 4D) thereon; and forming an interconnect pattern by using a deposition step and a fourth photolithographic step. In the

preferred fabrication process, a channel protection type active matrix LCD panel in which the undoped a-Si layer is safely covered by the passivation film is obtained by using four photolithographic steps.

- 5 Now, the present invention is more specifically described with reference to accompanying drawings, wherein similar constituent elements are designated by similar reference numerals.

(Embodiment 1)

- 10 An active matrix LCD panel according to a first embodiment of the present invention has a circuit configuration similar to that shown in Fig. 1, and the description of the conventional LCD panel with reference to Fig. 1 is incorporated herein by reference. The LCD device having the LCD panel of the
- 15 present embodiment is a TN-mode active matrix LCD device wherein the liquid crystal layer is driven a longitudinal electric field between the orientation films formed on the active matrix LCD panel and a counter panel. The LCD panel is of a channel protection type wherein the undoped a-Si layer is covered by a
- 20 passivation film at the side surfaces and the top surface thereof.

- A method for fabricating the active matrix LCD panel according the present example will be now described with reference to Figs. 3A to 3D and Figs. 4A to 4D, wherein these drawings show a single pixel among the matrix of the pixels.
- 25 Each of Figs. 4A to 4D additionally shows a gate terminal taken

along line A-A in Fig. 1 at the left side of the drawing, and a drain terminal taken along line B-B in Fig. 1 at the right side of the drawing, with the center thereof showing the single pixel.

First, as illustrated in Fig. 4A, a transparent electrode (ITO) film and a metallic film such as made of Cr, Ti, Mo, or Al are sequentially deposited in this order on a transparent insulating substrate 31 such as made of glass. For example, the ITO film is deposited up to a thickness about in the range of 30 to 100 nm, and the metallic film is deposited up to a thickness about in the range of 0.1 to 0.3 μm by using a sputtering technique. Thereafter, a resist pattern is formed covering regions for pixel electrodes 10, gate electrodes 32, and gate lines 12 using a mask pattern having a shape illustrated in Fig. 3A. The metallic film and the ITO film is selectively etched using a wet etching and the resist pattern.

Next, a gate insulating film 34 such as made of SiN_x and an undoped a-Si active layer 35 are consecutively formed on the entire surface of the transparent insulating substrate 31 by a plasma-enhanced CVD technique, or the like. The thickness of the SiN_x film is preferably about in the range of 0.3 to 0.5 μm , and the thickness of the a-Si layer is preferably about in the range of 0.05 to 0.2 μm . After the formation of these films, a resist pattern is formed using a second photolithographic step so as to cover the gate electrodes. Thereafter, unnecessary portions of the undoped a-Si layer 35 and the gate insulating film 34 are

etched by dry etching. Thus, the structure as illustrated in Fig. 4B is obtained.

After cleaning the resultant structure with diluted hydrofluoric acid, a passivation film 39 such as made of SiN_x which is to be a channel protection film for TFTs 17 is formed on the entire surface of the substrate 31 by a plasma-enhanced CVD technique so as to have a thickness about in the range of 0.1 to 0.4 μ m. Thereafter, a resist pattern is formed using a third photolithographic step to have patterns for contact holes 11 at a source/drain junction on the undoped a-Si layer 35, the pixel electrode 10, gate terminals 15, and drain terminals 16. Next, the exposed passivation film 39 is removed by dry or wet etching, and only the gate metallic films in the pixel electrode 10, the gate terminals 15, and the drain terminals 16 are removed by dry or wet etching so as to expose the ITO film. Thus, the structure illustrated in Fig. 4C is obtained.

Next, in order to achieve ohmic contact with the undoped a-Si layer 35, an ohmic contact layer 36 made of n⁺-type a-Si doped with impurities is formed in a thickness of about 20 to 100 nm, for example, by a CVD technique. Subsequently, a barrier film such as made of Cr, Mo, or Ti and a metallic film such as made of Al to be source/drain electrodes 7 and 8 are respectively formed, for example, in a thickness of about 0.1 to 0.3 μ m by a sputtering technique.

Instead of forming the ohmic contact layer 36 in order to

obtain ohmic contact with the a-Si layer, the ohmic contact between the undoped a-Si layer 35 and the source/drain electrodes 37 and 38 can be similarly obtained by leaving the panel in a PH_3 plasma ambient after the formation of openings in the passivation film 39 and by diffusing phosphorus ions into the undoped a-Si layer 35 so as to form an n^+ -type layer on the undoped a-Si layer 35. The processing conditions are, for example, as follows. The ohmic contact can be achieved by supplying a PH_3/H_2 (0.5% PH_3) gas at 1000 sccm and at a temperature of 300°C using a plasma CVD system, and performing the treatment for five minutes at a pressure of 200 Pa and a RF power of 0.1 W/cm^2 .

Next, an unnecessary portion of the source/drain metallic film is etched by using a fourth photolithographic step. The source electrode 38 of the undoped a-Si layer 35 is thus connected with the pixel electrode 10, and a drain line 14 to be connected with the drain electrode 37 is formed. Next, the surface of the drain line is oxidized by oxygen plasma treatment, heat treatment in the oxidizing atmosphere, or the like. By performing such an oxidation treatment, a conductive foreign substance existing in the liquid crystal layer can be prevented from bridging the drain line with the common transparent electrode disposed on the counter panel to cause a short-circuit failure, which may otherwise occur due to a small mechanical shock. By these steps, the active matrix LCD panel having the structure illustrated in Fig. 4D can be fabricated.

Thus, according to the method for fabricating the active matrix LCD panel of the present embodiment, a channel protection mode active matrix LCD panel in which the surface and side walls of the undoped a-Si layer 35 are safely covered by the fine passivation film 9 such as made of SiNx can be formed using four photolithographic steps. That is, the fabrication process can be simplified at least by one photolithographic step as compared to a conventional fabrication process. If the undoped a-Si layer 35 were not covered by the fine passivation film, a defect such as a non-uniformity display would occur due to degradation in the TFT characteristics. According to the present invention, no such defect occurs.

As for the gate storage capacitor fabricated according to the method of the present embodiment, since the gate insulating film 34 has been removed in the step illustrated in Fig. 4C for the gate storage capacitor, as illustrated in Fig. 5A, only the passivation film 39 is interposed between the electrode formed in common layer with the gate electrode 32 and a gate storage electrode 21 formed in common layer with the source electrode 38. Thus, the storage capacitance of the gate storage capacitor can be increased compared to the conventional structure shown in Fig. 14A. In other words, a necessary capacitance can be achieved even when the occupied area for the gate storage capacitor is reduced. Therefore, the aperture ratio of the pixel which is defined by effective pixel area for display to the total

pixel area can be increased.

The active matrix LCD panel includes a protection device 18 provided between each drain line 14 and each gate line 12 for preventing electrostatic breakdown of TFTs. The protection device 18 is formed by the same step as that for the TFTs in the pixel, which drive respective pixels. As shown in Fig. 1, the protection device 18 includes a first TFT 41 having a gate and a drain connected to the drain line 14 and a source connected to the gate line 12, and a second TFT 42 having a gate and a source connected to the gate line 12 and a drain connected to the drain line 14. In order to form the protection device 18, the gate metallic film and the source/drain metallic film should be connected through the passivation film 39. This is achieved by selectively etching the gate insulating film 34 together with the passivation film 39 in the step illustrated in Fig. 4C, and forming the ohmic contact layer 36 and the drain line 14 in the step illustrated in Fig. 4D, whereby the drain lines 14 and the gate lines 12 are connected with each other via the ohmic contact layer 36 as shown in Fig. 5B. Thus, the protection device 18 for preventing electrostatic breakdown of pixel TFTs can be fabricated without increasing the number of photolithographic steps. While the oxidation treatment is conducted to the drain lines 14 as described before, the surfaces of the gate storage electrode 21 are simultaneously oxidized. In Fig. 5B, the oxide film is not specifically depicted.

(Embodiment 2)

Next, a channel protection type active matrix LCD panel and a method for fabricating such an active matrix LCD panel according to the second embodiment of the present invention will be described with reference to Figs. 6A to 6D. The left portion in each of these figures shows a gate terminal 15 in section taken along line A-A in Fig. 1, the center portion shows a single pixel in section taken along line C-C in Figs. 3A to 3D, and the right portion shows a drain terminal 16 in section taken along line B-B in Fig. 1. The second embodiment is similar to the first embodiment except that an organic interlayer dielectric film is formed, in the present embodiment, on the passivation film 39 which is formed as a channel protection film, thereby flattening the top surface of the active matrix LCD panel. The other structures, materials, film thicknesses, fabrication methods, and the like are similar to those in the first embodiment.

In fabrication of the LCD panel of the present embodiment, first, a two-layer structure including an ITO film and a metallic film such as made of Cr, Ti, Mo and Al is formed by deposition, from which the gate electrodes 32, the pixel electrodes 10, and the gate/drain terminals 15 and 16 are formed on the transparent insulating substrate 31 by using a first photolithographic step. After depositing the gate insulating film 34 and the undoped a-Si layer 35, patterning is conducted using a second photolithographic step to obtain the structure wherein the gate insulating film 34

covers the gate electrode 32. The passivation film 39 is formed in a thickness of 0.1 to 0.4 μm as in the first embodiment, which is sufficient for a channel protection function. The organic interlayer dielectric film 26 additionally deposited on the passivation film 39 functions for flattening the top surface of the panel in the present embodiment.

As the organic interlayer dielectric film, an organic material such as an acrylic resin, benzocyclobutene (BCB), or polyimide, for example, is used. By depositing such an organic material so as to have a thickness of about 0.2 to 1.0 μm , the active matrix LCD panel can be flattened, as illustrated in Fig. 6C. By providing such an organic interlayer dielectric film 26 for flattening, the initial alignment of the liquid crystal layer can be maintained uniform irrespective of the level differences formed in the pixel TFT 17. The organic dielectric film may be replaced by a silicon oxide film.

As another method for flattening the panel (although not shown in the figures), there exists, for example: a method for forming a film having a coarse property by changing deposition conditions such as an SiNx deposition rate of the passivation film 39, a deposition temperature, or the like; a method for forming a two-layered structure in which a coarse SiNx film is provided on a fine SiNx film; or a method for depositing a plurality of films each made of a different material, e.g., SiO₂, or the like, on a fine SiNx.

The method for forming a SiO₂ film on a fine SiNx having a fine property will be described below. As deposition conditions, first, SiNx is deposited so as to have a thickness of about 0.1 μ m at a deposition rate of about 0.1 μ m/min. by a CVD technique in the same manner as that in the first embodiment. Thereafter, SiO₂ is deposited so as to have a thickness of about 1 μ m at a deposition rate of about 0.5 μ m/min. by a CVD technique. As a result, the passivation film 39 can be formed so as to alleviate the level difference at the edge of the undoped a-Si layer 35, and thus, a similar advantage such as obtained by the organic interlayer dielectric film 26 can be achieved.

If the deposition rate of SiNx is to be changed, the flattening of the panel can be achieved by increasing the deposition rate of SiNx to about 0.5 μ m/min., instead of the ordinary deposition rate of about 0.1 μ m/min. By increasing the deposition rate in this way, the deposition time can be reduced.

If it is considered that the function of the coarse SiNx film is reduced as an insulating film, a fine SiNx film is first deposited as an underlying film at an ordinary deposition rate to have a thickness of about 0.1 μ m. Next, an SiNx film is deposited at an increased deposition rate to have a thickness of about 1 μ m. Accordingly, both the channel protection function and the flattening function can be obtained.

After depositing the passivation film 39 and the organic

interlayer dielectric film 26, contact holes 11 are provided at predetermined positions using a third photolithographic step. Next, the ohmic contact layer 36 made of n^+ -type a-Si doped with impurities and a metallic film such as made of Cr, Ti, Mo, or Al are consecutively deposited. A fourth photolithographic step is then conducted to configure a specific structure, thereby completing the active matrix LCD panel having a structure illustrated in Fig. 6D. The second embodiment is similar to the first embodiment in that an n^+ -type layer can be formed by diffusing phosphorus ions into the surface of the undoped a-Si layer 35 instead of forming the ohmic contact layer 36.

Thus, according to the fabrication method of the present embodiment, protection of the undoped a-Si layer 35 can be further assured, and level differences in the pixel TFTs can be reduced, in addition to the effects obtained by the first embodiment. Thus, the flattening of the underlying layer due to the reduced level differences can realize the flattening of the surface of the orientation film and the prevention of misalignment of the liquid crystal layer which otherwise occurs due to the level differences. Therefore, the effect of obtaining an excellent alignment of the liquid crystal layer can be realized.

(Embodiment 3)

Referring to Fig. 7, a channel protection type active matrix LCD panel according to the present embodiment is of an in-plane

switching mode and mounts thereon the pixel electrode and the common electrode opposing each other in each pixel area with comb-shape electrode branches.

The method for fabricating the LCD panel of the present embodiment will be described with reference to Figs. 8A to 8D and Figs. 9A to 9D which are similar to Figs. 3A to 3D and Figs. 4A to 4D for the first embodiment. In Fig. 9A, a metallic film such as made of Cr, Ti, Mo, or Al, which is to be configured as the comb-shape common electrode 33 and the comb-shape gate electrode 32, is deposited on the transparent insulating substrate 31 by a sputtering technique to have a thickness about in the range of 0.1 to 0.3 μm . Thereafter, a resist pattern is formed by a first photolithographic step in regions to be formed as the common electrode 33, the drain electrode 37, and the drain line 14. An unnecessary portion of the metallic film is removed by selective wet etching.

Next, the gate insulating film 34 such as made of SiN_x and the undoped a-Si layer 35 are consecutively formed on the entire surface of the panel by a plasma-enhance CVD technique, or the like. The thickness of the SiN_x film is preferably about in the range of 0.3 to 0.5 μm , and the thickness of the undoped a-Si layer is preferably about in the range of 0.05 to 0.2 μm . After the formation of these films, a resist pattern is formed using a second photolithographic step so as to cover the gate electrode 32. Thereafter, unnecessary portions of the undoped a-Si layer 35 and

the gate insulating film 34 are selectively etched by dry etching. Thus, the structure as illustrated in Fig. 8B and Fig. 9B is obtained.

Next, the passivation film 39 such as made SiNx which is
5 to be a channel protection film for pixel TFTs is formed on the entire surface of the panel by a plasma-enhanced CVD technique. with a thickness about in the range of 0.1 to 0.4 μ m. Thereafter, a resist pattern is formed using a third
10 photolithographic step to have openings at source/drain junctions on the undoped a-Si layer 35 and the gate terminal portion. Next, the passivation film 39 is selectively etched by dry or wet etching. Thus, the structure as illustrated in Fig. 8C and Fig. 9C is obtained.

Next, in order to achieve ohmic contact with the undoped
15 a-Si layer 35, the ohmic contact layer 36 made of an impurity-doped n⁺-type a-Si layer is formed by a CVD technique, for example, in a thickness of 20 to 100 nm. Subsequently, a metallic film to be formed as source/drain electrodes 37 and 38, such as made of Cr, Mo, or Ti, is formed in a thickness of about
20 0.1 to 0.3 μ m by a sputtering technique. As in the first embodiment, an n⁺-type layer can be formed, instead of forming the ohmic contact layer 36, by diffusing phosphorus ions into the undoped a-Si layer 35 as a method for obtaining ohmic contact with the undoped a-Si layer 35.

25 Finally, the source/drain metallic film are selectively

etched by using a fourth photolithographic step. Thus, the channel protection type active matrix LCD panel of an in-plane switching mode having the structure as illustrated in Figs. 8D and 9D can be fabricated.

5 Accordingly, similarly to the first embodiment, an active matrix LCD panel of an in-plane switching mode, in which the surface and the side walls of the undoped a-Si layer 35 are completely covered by the passivation film 39, can be obtained by using only four photolithographic steps. The method of the
10 present embodiment simplifies the fabrication steps of the in-plane switching mode LCD panel at least by one photolithographic step as compared to the conventional fabrication method.

 The active matrix LCD panel fabricated by the method of
15 the present embodiment simplifies the connection structure due to the absence of the gate insulating film 34, as shown in Fig. 10A and 10B, compared to the conventional structure shown in Figs. 15A and 15B. This is achieved by the step shown in Fig. 8B selectively etching the gate insulating film 34 to obtain the
20 structure shown in Figs. 10A and 10B.

 Moreover, as in the second embodiment, the active matrix LCD panel can be flattened by increasing the thickness of the passivation film, by appropriately changing the SiNx deposition conditions, or by depositing a plurality of films of different
25 materials.

(Embodiment 4)

Figs. 11A to 11D and Figs. 12A to 12D show a fabrication steps for an active matrix LCD panel of the present embodiment similarly to Figs. 3A to 3D and 4A to 4D for the first embodiment. The structure of the active matrix LCD panel of the present embodiment is similar to the third embodiment except for the gate insulating film remaining on the entire panel area in the present embodiment.

More specifically, in Figs. 11A and 11B, a metallic film, such as made of Cr, Ti, Mo, or Al, which is to be formed as the common electrode 33 and the gate electrode 32 is deposited on the transparent insulating substrate 31 by a sputtering technique so as to have a thickness in the range of about 0.1 to 0.3 μm , as in the case of the third embodiment. Thereafter, a patterning step is conducted by using a first photolithographic step.

Next, the gate insulating film 34 such as made of SiN_x and the undoped a-Si layer 35 which is to be formed as an active layer are consecutively formed on the entire surface of the panel by a plasma-enhance CVD technique, or the like. The thickness of the gate insulating film 34 is about in the range of 0.3 to 0.5 μm , and the thickness of the undoped a-Si layer 35 is about in the range of 0.05 to 0.2 μm . In the present embodiment, selective etching is performed by using a second photolithographic step after the formation of these films so that the undoped a-Si layer

35 remains only on the gate electrode 32, and the gate insulating film 34 remains on the entire surface of the panel. As a result, the structure as illustrated in Figs. 11B and 12B is obtained.

Next, the passivation film 39 such as made of SiN_x to be
5 formed as a channel protection film for TFTs is formed on the entire surface of the panel by a plasma-enhanced CVD technique, with a thickness about in the range of 0.1 to 0.4 μ m. Thereafter, a third photolithographic step is conducted to remove the passivation film in the source/drain junction on the undoped a-
10 Si layer 35, and the openings in the gate and drain terminal portions. In the present example, the gate insulating film 34 is left unremoved in the gate and drain terminal portions. By selectively etching the gate insulating film 34, similarly to the precedent embodiment, the structure as illustrated in Fig. 11D and
15 12D is obtained.

Next, in order to achieve ohmic contact with the undoped a-Si layer 35, the ohmic contact layer 36 made of n⁺-type a-Si is formed by a CVD technique, for example, in a thickness of 20 to 100 nm. Subsequently, a metallic film to be formed as
20 source/drain electrodes 37 and 38, such as made of Cr, Mo, Ti, or Al, is formed by a sputtering technique in a thickness of about 0.1 to 0.3 μ m. By diffusing phosphorus ions, or the like, into the surface of the undoped a-Si layer 35 to obtain ohmic contact with the undoped a-Si layer 35, a similar structure as in the third
25 embodiment can be obtained.

Finally, unnecessary portions of the source/drain metallic film are etched by using a fourth photolithographic step. Thus, the channel protection type active matrix LCD panel of an in-plane switching mode having the structure as illustrated in Fig. 12D can be obtained.

As with the third embodiment, the fabrication method of the present embodiment can produce the in-plane switching mode active matrix LCD panel, in which the surface and the side walls of the undoped a-Si layer 35 are completely covered by the passivation film 39, by using the four photolithographic steps. The present embodiment can simplify the fabrication steps at least by one photolithographic step as compared to the conventional fabrication method.

The connection portion of the common line 13 and the gate line 12, the gate electrode 32 and the drain line 14, and the gate line 12 and the source electrode 38 fabricated according to the method of the present embodiment are those as illustrated in Figs. 13A and 13B. As compared to the third embodiment, since the gate insulating film remains, the thickness of the interlayer dielectric film is increased. Therefore, the effect of reducing a short-circuit defect between the gate and the drain can be obtained.

As described above, according to the present invention, the channel protection type active matrix LCD panel in which the intrinsic a-Si active layer is completely covered by the channel protection film can be fabricated by using the four

photolithographic steps. This reduces the costs for the active matrix LCD panel.

This is obtained by the configuration that the passivation film is deposited after etching the gate insulating film and the a-Si active layer all together by using a common photolithographic step, with the a-Si active layer being covered by the passivation film.

Moreover, according to the present invention, level differences in the TFT portion can be reduced by appropriately optimizing the thickness of the passivation film, and thus, a uniform alignment of the liquid crystal layer can be obtained between the active matrix LCD panel and the counter panel.

Furthermore, according to the present invention, it is possible to obtain an active matrix LCD panel in which a storage capacitor, a protection device for preventing electrostatic breakdown, an opening of the gate terminal and the drain terminal, a transfer pad to the common electrode, and the opening portion of the terminal thereof are all provided.

Since the above embodiments are described only for examples, the present invention is not limited to the above embodiments and various modifications or alterations can be easily made therefrom by those skilled in the art without departing from the scope of the present invention.

WHAT IS CLAIMED IS:

1. An active matrix LCD panel for use in an active matrix LCD device comprising a transparent insulating substrate, a plurality of pixels arranged on said transparent insulating substrate and each including a pixel electrode and an associated TFT, and a passivation layer covering said plurality of pixels, said TFT having a gate electrode including a transparent conductive film and a metallic film consecutively formed on said transparent insulating substrate, a gate insulating film covering said gate electrode, an island amorphous silicon (a-Si) layer formed on said gate insulating film, and source and drain electrodes, said passivation layer covering side surface and top surface of said a-Si layer and having openings therein, said source and drain electrodes being in contact with said a-Si layer through the respective openings of said passivation layer, said pixel electrode including a transparent conductive film formed in a common layer with said transparent conductive film of said gate electrode, said source electrode being in contact with said transparent conductive film of said pixel electrode through the opening of said passivation layer.

2. The active matrix LCD panel as defined in claim 1, wherein a gate storage electrode formed in a common layer with said source and drain electrodes, said passivation layer and an

5 electrode formed in common with said gate electrode constitute a gate storage capacitor.

3. The active matrix LCD panel as defined in claim 1, wherein said a-Si layer has a shape substantially same as a shape of said gate insulating film as viewed in perpendicular to a surface of said transparent insulating substrate.

4. The active matrix LCD panel as defined in claim 1, wherein said active matrix LCD panel is used in a TN-mode LCD device.

5. The active matrix LCD panel as defined in claim 1, wherein portions of said a-Si layer in contact with said source and drain electrodes are heavily doped regions.

5 6. An active matrix LCD panel for use in an active matrix LCD device comprising a transparent insulating substrate, a plurality of pixels arranged on said transparent insulating substrate and each including a pixel electrode, a counter electrode, and an associated TFT, and a passivation layer covering said plurality of pixels, said TFT having a gate electrode including a transparent conductive film and a metallic film consecutively formed on said transparent insulating substrate, a gate insulating film covering said gate electrode, an island amorphous silicon (a-

10 Si) layer formed on said gate insulating film, and source and drain
electrodes, said passivation layer covering side surface and top
surface of said a-Si layer and having openings therein, said source
and drain electrodes being in contact with said a-Si layer through
the respective openings of said passivation layer, said counter
15 electrode including a transparent conductive film formed in a
common layer with said transparent conductive film of said gate
electrode, said source electrode being in contact with said
transparent conductive film of said pixel electrode through the
opening of said passivation layer.

7. The active matrix LCD panel as defined in claim 6,
wherein portions of said a-Si layer in contact with said source and
drain electrodes are heavily doped regions.

8. The active matrix LCD panel as defined in claim 6,
wherein said passivation layer includes a silicon nitride film and
an overlying organic dielectric film.

9. The active matrix LCD panel as defined in claim 6,
wherein said organic dielectric film includes at least one of
acrylic resin, benzocyclobutene, and polyimide.

10. The active matrix LCD panel as defined in claim 6,
wherein said passivation layer includes a silicon nitride film and

an overlying silicon oxide film.

11. The active matrix LCD panel as defined in claim 1, wherein said drain electrode has a top surface oxidized.

12. A method for manufacturing an active matrix LCD panel comprising the consecutive steps of:

depositing consecutively a transparent conductive film and a metallic film thereon, and selectively etching the transparent conductive film and the metallic film by a first photolithographic step using a first mask pattern to form gate electrodes and pixel electrodes;

depositing consecutively a gate insulating film and an a-Si layer thereon, and selectively etching the gate insulating film and the a-Si layer by a second photolithographic step using a second mask pattern to form island a-Si layers and gate insulating films;

depositing a passivation film thereon to cover top and side surfaces of the island a-Si layers, and selectively etching the passivation film by a third photolithographic step using a third mask pattern to form openings therein for exposing portions of the island a-Si layers and the pixel electrodes; and

depositing a source/drain electrode film thereon, and selectively etching the source/drain electrode film by a fourth photolithographic step using a third mask pattern to form source/drain electrodes in contact with the portions of the island

a-Si layers and the pixel electrodes.

13. The method as defined in claim 12, wherein the electrode film includes another a-Si layer doped with impurities and an overlying metallic film.

14. The method as defined in claim 12, further comprising the step of doping the island a-Si layer with impurities through the openings of the passivation film.

15. The method as defined in claim 12, wherein the passivation layer includes a silicon nitride film and an overlying organic dielectric film.

16. The method as defined in claim 15, wherein said organic insulating film includes at least one of acrylic resin, benzocyclobutene, and polyimide.

17. The method as defined in claim 12, wherein said passivation layer includes a silicon nitride film and an overlying silicon oxide film.

18. A method for manufacturing an active matrix LCD panel comprising the consecutive steps of:

depositing consecutively a transparent conductive film and

5. a metallic film thereon, and selectively etching the transparent conductive film and the metallic film by a first photolithographic step using a first mask pattern to form gate electrodes and counter electrodes;

10 depositing consecutively a gate insulating film and an a-Si layer thereon, and selectively etching the gate insulating film and the a-Si layer by a second photolithographic step using a second mask pattern to form island a-Si layers and gate insulating films;

15 depositing a passivation film thereon to cover top and side surfaces of the island a-Si layers, and selectively etching the passivation film by a third photolithographic step using a third mask pattern to form openings therein for exposing portions of the island a-Si layers; and

20 depositing an electrode film thereon, and selectively etching the electrode film by a fourth photolithographic step using a third mask pattern to form source/drain electrodes in contact with the portions of the island a-Si layers and to form pixel electrodes.

19. The method as defined in claim 18, wherein the electrode film includes another a-Si layer doped with impurities and an overlying metallic film.

20. The method as defined in claim 18, further comprising the step of doping the island a-Si layer with impurities through the

openings of the passivation film.

21. The method as defined in claim 18, wherein the passivation layer includes a silicon nitride film and an overlying organic dielectric film.

22. The method as defined in claim 18, wherein said organic insulating film includes at least one of acrylic resin, benzocyclobutene, and polyimide.

23. The method as defined in claim 18, wherein said passivation layer includes a silicon nitride film and an overlying silicon oxide film.

ABSTRACT OF THE DISCLOSURE

A method for fabricating an active matrix LCD panel for use in an active matrix LCD device includes the step of forming a passivation layer acting as a channel protection layer for protecting an amorphous silicon active layer, thereby reducing the number of photolithographic steps. A transparent conductive film is used for forming a gate electrode and a pixel electrode before formation of an amorphous silicon film for the TFTs.



FIG. 2A
PRIOR ART




FIG. 2B
PRIOR ART




FIG. 2C
PRIOR ART




FIG. 2D
PRIOR ART




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 6C





FIG. 6D






FIG. 7

FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 9D




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 11D




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG. 15A





FIG. 15B



Application for United States Patent

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

ACTIVE MATRIX LCD PANEL

the specification of which:

(check one) ☒ is attached hereto

☐ was filed on _____, as
Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

(Number)	(Country)	(Day/Month/Year Filed)	priority claimed x	yes	no
11-304682	Japan	26/10/1999	x		
(Number)	(Country)	(Day/Month/Year Filed)	yes	no	
(Number)	(Country)	(Day/Month/Year Filed)	yes	no	
(Number)	(Country)	(Day/Month/Year Filed)	yes	no	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)

(Filing Date)

(Status: patented, pending, abandoned)

Power of Attorney: As a named inventor, I hereby appoint Sean M. McGinn, Reg. 34,386, and Frederick W. Gibb, III, Reg. No. 37,629 as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful

false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole
or First Inventor Satoshi IHIDA

Inventor's Signature Satoshi Ihida  Date 22/10/2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Second

Joint Inventor, If Any Hiroataka YAMAGUCHI

Inventor's Signature H. Yamaguchi  Date 22/10/2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Third

Joint Inventor, If Any Hiroaki TANAKA

Inventor's Signature Hiroaki Tanaka  Date 22/10/2000


Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Fourth

Joint Inventor, If Any Takasuke HAYASE

Inventor's Signature Takasuke Hayase  Date 22/10/2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan


(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)


*Title 37, Code of Federal Regulations, § 1.56:


(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.


(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.

false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of 5th
Joint Inventor Hiroshi KANOU
Inventor's Signature Hiroshi Kanou  Date 22/10/2000
Residence Tokyo, Japan
Citizenship Japanese
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of 6th
Joint Inventor, If Any Wakahiko KANEKO
Inventor's Signature Wakahiko Kaneko  Date 22/10/2000
Residence Tokyo, Japan
Citizenship Japanese
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of 7th
Joint Inventor, If Any Tae MIYAHARA
Inventor's Signature Tae Miyahara  Date 22/10/2000
Residence Tokyo, Japan
Citizenship Japanese
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of 8th
Joint Inventor, If Any Michiaki SAKAMOTO
Inventor's Signature Michiaki Sakamoto  Date 22/10/2000
Residence Tokyo, Japan
Citizenship Japanese
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan


(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.

false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of 9th Joint Inventor Shinichi NAKATA
Inventor's Signature Shinichi Nakata  Date 22/10/2000
Residence Kagoshima, Japan
Citizenship Japanese
Post Office Address c/o NEC Kagoshima, Ltd., 2080, Ohnoharamachi, Izumi-shi, Kagoshima, Japan

Full Name of
Joint Inventor, If Any _____
Inventor's Signature _____ Date _____
Residence _____
Citizenship _____
Post Office Address _____

Full Name of
Joint Inventor, If Any _____
Inventor's Signature _____ Date _____
Residence _____
Citizenship _____
Post Office Address _____

Full Name of
Joint Inventor, If Any _____
Inventor's Signature _____ Date _____
Residence _____
Citizenship _____
Post Office Address _____

(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.